The only server-side expansion bus that provides switch-based, point-to-point serial connections with full-duplex lanes that can be combined in widths such as ×1, ×4, ×8, or ×16 is PCI Express (PCIe). PCI-X is an earlier parallel, shared-bus design that is half-duplex and cannot aggregate serial lanes. SATA is an internal storage interface, not a chassis expansion bus, and offers no multi-lane negotiation for GPUs. USB 3.2 is an external peripheral interface that also lacks the lane-based architecture, bandwidth, and low-latency characteristics required for high-performance GPUs.
Ask Bash
Bash is our AI bot, trained to help you pass your exam. AI Generated Content may display inaccurate information, always double-check anything important.
Why does PCI Express (PCIe) use point-to-point connections instead of a shared parallel backplane?
Open an interactive chat with Bash
What does 'full-duplex communication' mean in the context of PCIe, and why is it important?
Open an interactive chat with Bash
How do PCIe lane widths like x8 or x16 improve performance for GPUs in a server?